UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

	I			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/754,403	01/09/2004	Takumi Yamaguchi	10873.1377US01 7971	
	7590 12/13/2007 UMANN, MUELLER &	EXAMINER		
P.O. BOX 2902-0902			PETERSON, CHRISTOPHER K	
MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
			2622	
			MAIL DATE	DELIVERY MODE
			12/13/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application N	o.	Applicant(s)			
Office Action Summary		10/754,403	:	YAMAGUCHI ET AL.			
		Examiner		Art Unit			
		Christopher K.	Deterson	2622			
	The MAILING DATE of this communication app	•					
Period for Reply							
WHIC - Exter after - If NO - Failur Any r	CRTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES IN A SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS ( 36(a). In no event, ho vill apply and will expi , cause the application	COMMUNICATION wever, may a reply be time of SIX (6) MONTHS from to become ABANDONE!				
Status							
1)🖂	Responsive to communication(s) filed on <u>05 July 2007</u> .						
,	This action is FINAL. 2b) ☐ This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
	closed in accordance with the practice under E	:х рапе Quayle	, 1935 C.D. 11, 45	03 O.G. 213.			
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 1-20 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or	vn from consid					
Applicati	on Papers						
9) 🗌 .	The specification is objected to by the Examine	r.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to the o	=	•				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority u	ınder 35 U.S.C. § 119						
<ul> <li>12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a)  All b)  Some * c) None of:</li> <li>1.  Certified copies of the priority documents have been received.</li> <li>2.  Certified copies of the priority documents have been received in Application No</li> <li>3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment	(s)						
1) Notice 2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	5) [	Interview Summary Paper No(s)/Mail Da Notice of Informal P Other:	ite			

10/754,403 Art Unit: 2622

### **DETAILED ACTION**

## Response to Amendment

1. The Amendment After Non-Final Rejection filed on July 5, 2007 has been received and made of record. Examiner notes that the Applicant has amended claims 1 and 2 and added claims 19 – 20.

# Response to Arguments

2. Applicant's arguments with respect to claims 1 - 18 have been considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 103

- 3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 4. Claims 1 5 and 8 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Voss (US Patent # 7,233,354) in view of Fossum (US Patent # 5,949,483).

As to claim 1, Voss teaches a solid-state imaging device, comprising:

- an imaging region (CMOS sensor 24) in which a plurality of pixels are arranged (Col. 4, lines 41 – 44); and
- wherein an adding circuit (CMOS sensor 24, variable analog amplifier 26,
   A/D converter 28, microprocessor 32 and memory card 38) for adding pixel
   signals obtained from two or more of the pixels is provided so that an output

10/754,403 Art Unit: 2622

signal of the adding circuit is read out to the signal line (Col. 6, line 53 – 59), the adding circuit comprising an adding portion (summed pixels Col.6, lines 57 - 59), a gain control portion (variable analog amplifier 26) and a storage portion (memory card 38), so that an output of the adding circuit (24) is subjected to a gain control by the gain control portion (26) and then stored in the storage portion(38) (Col. 4, lines 61 – 65), and

• wherein on the basis of a predetermined reference quantity of light (light-level sensor 55) incident onto the imaging region (24), a gain of the adding circuit in a condition in which a quantity of the incident light is above the reference quantity is controlled to be smaller than a gain of the adding circuit in a condition in which a quantity of the incident light is below the reference quantity (Col. 5 line 54 – Col.6, line 4). Voss teaches the microprocessor decides to adjust the gain, resolution, or both depending on the light-level sensor (55). The microprocessor would provide a small gain when in the incident light is high and provide a large gain for low incident light (Col. 5 line 62 – Col.6, line 4).

Voss does not teach a signal line through which a pixel signal of the imaging region is read out. Fossum (Fig. 8) teaches a signal line (output signals from multiplexer 612) through which a pixel signal of the imaging region is read out (Col. 11, lines 34 – 40).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have provided signal line through which a pixel signal of

10/754,403 Art Unit: 2622

the imaging region is read out as taught by Fossum to the imaging device of Voss, because a multi-resolution readout system that can provide image data at a desired resolution and at speeds greater than or equal to the aforementioned video rates Col. 2, lines47 – 50 of Fossum)

As to claim 2, Voss teaches a solid-state imaging device, comprising:

- an imaging region (CMOS sensor 24) in which a plurality of pixels are arranged (Col. 4, lines 41 – 44); and
- wherein an adding circuit (CMOS sensor 24, variable analog amplifier 26, A/D converter 28, microprocessor 32 and memory card 38) for adding pixel signals obtained from two or more of the pixels is provided so that an output signal of the adding circuit is read out to the signal line (Col. 6, line 53 59), the adding circuit comprising an adding portion (summed pixels Col.6, lines 57 59), a gain control portion (variable analog amplifier 26) and a storage portion (memory card 38), so that an output of the adding circuit (24) is subjected to a gain control by the gain control portion (26) and then stored in the storage portion(38) (Col. 4, lines 61 65), and
- wherein within at least a partial range of a quantity of incident light onto the imaging region (24), a gain of the adding circuit is controlled to decrease with an increase of the quantity of the incident light (Col. 5 line 54 Col.6, line 4). Voss teaches the microprocessor decides to adjust the gain, resolution, or both depending on the light-level sensor (55). The

10/754,403 Art Unit: 2622

microprocessor would provide a small gain when in the incident light is high and provide a large gain for low incident light (Col. 5 line 62 – Col.6, line 4).

Voss does not teach a signal line through which a pixel signal of the imaging region is read out. Fossum (Fig. 8) teaches a signal line (output signals from multiplexer 612) through which a pixel signal of the imaging region is read out (Col. 11, lines 34 – 40).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have provided signal line through which a pixel signal of the imaging region is read out as taught by Fossum to the imaging device of Voss, because a multi-resolution readout system that can provide image data at a desired resolution and at speeds greater than or equal to the aforementioned video rates Col. 2, lines47 – 50 of Fossum)

As to claim 3, Voss in view of Fossum teaches wherein the adding circuit (24, 26, 28, 32 and 38 of Voss) is arranged between the imaging region (image array 602 of Fossum) and the signal line (output signals from multiplexer 612 of Fossum).

As to claim 4, Voss teaches the solid-state imaging device according to claim 1, wherein a plurality of the adding circuits are arranged between the two or more pixels included in the respective sets of pixels (Col. 6, lines 50 – 53).

As to claim 5, Voss teaches the solid-state imaging device according to claim 1, wherein a plurality of the adding circuits are provided, and gains for at least two of the plurality of adding circuits are controlled individually (Col.6., line 50 - 67). Voss teaches

10/754,403 Art Unit: 2622

the summing function occurs before any gain is applied to the signal (Col. 6, line 59 – 64). This increases the signal to noise ratio.

As to claim 8, note the discussion above. Voss does not teach an adding circuit is provided with an averaging portion. Fossum (Fig. 7 and 8) teaches an averaging portion (608 and 610) for averaging pixel signals obtained from two or more of the pixels(Col. 11, lines 3 – 40). Fossum (Fig. 8) shows how a block of 3 x 3 would be processed through the averaging circuit (608 and 610) (Col. 11, lines 23 – 32). Fossum also teaches the multi-resolution readout architecture can be set by programmable switches (Col. 12, lines 14 - 20). The microprocessor of Voss and the programmable switches of Fossum could be the same unit. When the quantity of incident light is larger than a predetermined higher reference quantity that is larger than the reference quantity, an output of the averaging portion is read out to the signal line in place of the added signal (Col. 11, lines 3 – 40). Fossum (Fig. 8) shows how a block of 3 x 3 would be processed through the averaging circuit (608 and 610) (Col. 11, lines 23 – 32).

As to claim 9, Voss teaches wherein when signals of N pieces of pixels (added pixels) are added, a gain of the adding circuit (24, 26, 28, 32 and 38) is controlled so that an output value from the adding circuit is not more than a value obtained from the following formula: (value obtained by adding the N pieces of signals) / N (Col. 5 line 62 – Col.6, line 4). Voss teaches the microprocessor decides to adjust the gain, resolution, or both depending on the light-level sensor (55). The microprocessor would provide a small gain when in the incident light is high and provide a large gain for low incident light (Col. 5 line 62 – Col.6, line 4).

10/754,403 Art Unit: 2622

As to claim 10, Voss teaches wherein when signals of N pieces of pixels are added, a gain of the adding circuit (24, 26, 28, 32 and 38) is controlled so that an output value from the adding circuit is less than a value obtained by adding the N pieces of signals and more than a value obtained from the following formula: (value obtained by adding the N pieces of signals) / N (Col. 5 line 62 – Col.6, line 4). Voss teaches the microprocessor decides to adjust the gain, resolution, or both depending on the light-level sensor (55). The microprocessor would provide a small gain when in the incident light is high and provide a large gain for low incident light (Col. 5 line 62 – Col.6, line 4).

As to claim 11, Voss teaches a camera (10) equipped with the solid-state imaging device according to claim 1 (Col. 3, lines 42 – 51).

As to claim 19, Voss teaches wherein a gain (26) is controlled for each of the plurality of signals (Col. 5, line 54 – Col. 6, line 4). Voss teaches the microprocessor (32) decides if the gain is used or change in resolution.

As to claims 12 - 18 and 20, these claims differ from claims 1, 3, 4, 5 - 11 and 19 only in that the claims 12 - 18 and 20 depend on claim 2 and claims 1, 3, 4, 5 - 11 and 19 depend on claim 1. Thus claims 12 - 18 and 20 are analyzed as previously discussed with respect to claims 1, 3, 4, 5 - 11 and 19 above.

5. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Voss (US Patent # 7,233,354) in view of Fossum (US Patent # 5,949,483) as applied to claims 3 and 4 above, and further in view of Takayama (US Patent # 7,088,395).

10/754,403 Art Unit: 2622

As to claim 6, note the discussion of Voss in view of Fossum above, Voss in view of Fossum do not teach a photometer portion is provided between the imaging region and the signal line so as to detect a quantity of the incident light onto the imaging region. Takayama teaches a photometer portion (150b) is provided between the imaging region (54) and the signal line (w1 and w2) so as to detect a quantity of the incident light onto the imaging region (54).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have provided a photometer portion is provided between the imaging region and the signal line so as to detect a quantity of the incident light onto the imaging region as taught by Takayama to the image capturing device of Voss in view of Fossum, because the image-capturing apparatus will reduce its power consumption, low-cost and reduce the number of necessary parts (Col. 2, line 62 – Col. 3, line 10 of Takayama).

As to claim 7, claim 7 cites a photometer portion is arranged between the two or more pixels as to claim 6. Takayama teaches a photometer portion (50b in Fig. 4) is arranged between the two or more pixels (50a).

#### Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

10/754,403 Art Unit: 2622

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher K. Peterson whose telephone number is 571-270-1704. The examiner can normally be reached on Monday - Friday 6:30 - 4:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, NgocYen Vu can be reached on 571-272-7320. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

CKP/JM

NGOCTYEN YUT SUPERVISORY PATENT EXAMINER